RTL Coding and debugging with Gaurav Shukla

Ready to collaborate for RTL designing and debugging .

Can contribute to VHDL, verilog and system verilog

Can contribute in scripting