Leet Code for VLSI - Day 5 (Question & Solution)

Leetcode for VLSI – Challenge 5

Design a Moore FSM to detect the binary sequence 101101.

Requirements

1. Support overlapping sequence detection.
2. Assert the output for exactly one clock cycle.
3. Use synchronous reset, synthesizable Verilog only.