4 x Breaking into Design
Webinar | 30mins per session
1 x Interview prep & tips
Webinar | 30mins per session
1 x Mock interview
Webinar | 45mins per session
Basics of RTL Design (Verilog/VHDL)
This topic introduces the foundational concepts of Register Transfer Level (RTL) design, which is a critical abstraction used in digital circuit design. RTL design describes the flow of data between registers and the logical operations performed on that data.
Package validity: 1 months