Seasoned Physical Design Engineer with over 8 years of hands-on experience in taking complex designs from Netlist to GDSII. I specialize in backend implementation ( place and route), power integrity (IR Drop), electromigration (EM) analysis, and PPA optimization. Having taped out multiple chips on advanced nodes, I help engineers navigate timing closure, floorplanning, placement , CTS optimisation and sign-off challenges.