A Design Verification engineer. IP Verification, SOC Verification. Skills :- Digitals, Verilog, System Verilog, UVM. Protocols :- APB, AHB, AXI. Scripting language :- Perl