Constrained random testbench development in SystemVerilog/UVM. Experience across block level, sub-system and SoC level verification of digital and mixed signal ASICs.