3+ years of experience as a VLSI physical design engineer from synthesis to signoff i.e synthesis, Floorplan, placement, CTS, route, Physical verification and ECO