Design verification engineer With 2 years of experience in Formal Verification I have worked on standalone IP verification and SoC-level connectivity checks for Pinmux and GPIO. Additionally, I have experience in debugging functional tests and managing regressions to ensure a robust verification process. Happy to share insights and guidance on career paths in VLSI, formal verification, and the semiconductor industry!"