UART Project using RTL Design

Design and implementation of a complete UART (Universal Asynchronous Receiver Transmitter) using RTL methodology. The project includes baud rate generator, transmitter and receiver modules, FSM-based control, and Verilog HDL coding with simulation and verification support. Suitable for VLSI learners, RTL designers, and academic or industry-oriented projects.