CHIP DESIGN CARRER

Want clarity on ANY domain of VLSI?

Confused between PD vs STA, DFT vs DV, or how the entire chip design flow actually works?

I’ve got 3+ years of hands-on experience in DFT and have worked on chips for Microsoft, Google, and Amazon.