Hi, I’m a Design Verification Engineer with hands-on experience in System Verilog and UVM. I help aspiring and early-career engineers build strong fundamentals, improve debugging skills, and navigate career growth in the semiconductor industry. Let’s work together to level up your verification journey.