Experienced RTL Design Engineer with demonstrated history of working on multiple projects in the semiconductors industry. Skilled in Verilog Programming Language, Mentoring, RTL Synthesis & Design flow implementation. Strong engineering professional with a Master's degree focused in VLSI System design from DTU Delhi.