Services
Video meeting . 30 mins
Video meeting . 30 mins
Video meeting . 30 mins
Priority DM . 2 days reply
Video meeting . 30 mins
Video meeting . 60 mins
Priority DM . 2 days reply
About me
Currently working as a Product Validation Engineer in system verification group at Cadence Design systems for there system verifier tool i.e. Cadence Perspec,
I am a B.tech Graduate in Electronics Instrumentation & Control from JC Bose University, Faridabad with good academic records.
SKILLS
_Languages: C, C++, Python, Verilog, PSS,SLN
_Concepts: Data structures, Static time analysis, Linux OS, Digital/Analog Electronics, CMOS
_Protocols: UART, I2C, SPI, MQTT
_Tools & Services: - Xilinx ISE Design Suite,Cadence Virtuoso ,Cadence PERSPEC,
I had worked upon many projects for physically handicapped persons and completed 2 projects with my team i.e. Blind navigation stick ( won 2nd prize in industrial conclave) and a smart wheelchair project.
I am currently leading IEEE Student Branch as CHAIRPERSON and also as INDUSTRY RELATION Administrator at IEEE DELHI SSN ( Section student network).
I know about VLSI Design Flow, Analog Electronics, Digital Electronics, Electric circuits, Verilog, C, Linux OS operation, STA(Static Timing Analysis) and currently working in Perl scripting and System Verilog verification part. I also have hands-on practice on Xilinx ISE and Ouesta sim software. I also have hands-on experience with Wifi Modules GSM GPRS modules and different Microcontrollers.
Apart from this, I am looking for a fellowship in VLSI Domain you can reach me at
rohitnaththakur1999@gmail.com or via LinkedIn