I’m a VLSI professional with 7+ years of hands-on experience in Standard Cell Circuit Design. I work closely with cell architecture, transistor sizing, power-performance trade-offs, and library quality/debugging. I mentor engineers and students who want practical, interview-ready understanding of standard cell and library design — beyond textbook theory.