I have over 2 years of experience in the VLSI industry, having worked on FPGAs and GPU Design & Design Verification. I possess a strong grip on DV concepts and the complete verification cycle, with hands-on expertise in UVM methodology, SystemVerilog, and Verilog.