Verification/UVM/SOC/IP Verification basics

Pavan Yeluri

profile
Verification/UVM/SOC/IP Verification basics
profile
7,000
120 mins

Can train/guide on Design verification, System Verilog, Various protocols, UVM, Test Bench Creation from scratch, IP/SoC verification. Debug, Formal verification