Working in the physical design engineering domain. Taped out multiple chips with varying level of difficulties at different process nodes across multiple companies. - Synthesis - Floor planning - Place and Route - STA, DRC, LVS, functional verification and all other metrics. - Power optimization etc.