16- Floor Elevator Controller Using Verilog with N.C. CHANDU PRASANTH

This pdf contains RTL Design Code, Test Bench Code, RTL Schematics, Gate Level Netlist, Synthesis Reports (Power and Utilization Report), SImulation Result, Simulation TCL Console Output, Implemented FSM Diagram