Verilog, System Verilog and UVM with NAVEEN BALGARE
Verilog, System Verilog and UVM
Design Verification Engineer@Google
4 ratings and 14 bookings across all services
About this session
Verilog, System Verilog and Universal Verification Methodology (UVM) for freshers/professionals