Gained expertise in Verilog and SystemVerilog for ASIC Design and verification. Have good knowledge and work experience in Universal Verification methodologies (UVM). Gained proficiency in debugging RTL issues, identifying root causes, and proposing solutions. Worked on increasing coverage metrics to meet project requirements. Proficient in scripting languages like Python and Perl for automation.