Experience as Design Engineer in ASIC RTL2GDS Implemenation for various technological nodes.(22nm, 14nm, 10nm, 5nm). Experience with logic synthesis, floorplan, power planning, CTS, route and timing signoff. Specialties: Synopsys Design Compiler, Fusion Compiler, Synopsys IC-Compiler 1/2, Cadence Virtuoso.