I am a VLSI enthusiast in the final year of my MS Research program at IIT Delhi, specializing in VLSI Design Tools and Technology (VDTT). My primary areas of interest include Digital Design, Front-end Design, and Verification. Currently, my MS Research project involves determining the failure rates of PCBs, components, and interconnects using the FIDES standard.