I have 17+ exp in STA, Synthesis, Constraints Development. Specialties: Synthesis, STA and Signoff Timing Closure for large ASIC designs, especially (Chip top, MODEM, Processor)