Currently working with ARM CPU Formal team. Technical expertise: Writing assertion based verification testbench. E2E checks Formal Modelling. Creating formal test plan. Debugging on RTL Formal Abstractions and convergence. Helping other team members on the topics above. Presented a paper titled "Uncovering deep bound bugs: FV with a Cape" at Cadence Club Formal India and Intel FV Global Summit. Cheers.