I have hands-on experience in Verilog-based RTL design, FPGA implementation, and hardware validation through academic projects and lab work. I am particularly interested in the semiconductor industry, with a strong focus on design verification. To align with this path, I am actively developing my skills in SystemVerilog and UVM, along with leveraging Python for automation and debugging workflows.