Testimonials

  • It was very helpful session. Practical questions, clear explanations, and honest feedback. Definitely boosted my interview readiness.
    Anonymous
  • Insightful
    udaykiran Konayagari
  • Really had a wonderful session with arnab sir, he made me realize where i am lagging and gave good feedback which helped me a lot.
    Anonymous

Services

Priority DM . 3 days reply

Quick 1-on-1 chat for instant VLSI career

Get quick, personalized answers on VLSI Design Verification
30
Popular
Package . 1 products

Mock Interview Tips

VLSI interviews with feedback-driven mock sessions
Build your path in VLSI Design Verification
Video Meeting
1
100200
Best Deal
Video meeting . 45 mins
5

Build your path in VLSI Design Verification

Master VLSI Design Verification with Arnab
200
Popular
Video meeting . 30 mins
5

Music, Mind & Microchips

Blending music and corporate life
100
Video meeting . 60 mins

Personalized mock interviews for VLSI

1:1 mock interviews with detailed feedback.
150

Ratings and feedback

5/5
3 ratings
3
Testimonials

About me

Hi, I'm Arnab, a Senior Design Verification Engineer with 5+ years of experience across Intel, Altera, and Qualcomm, currently working on GPU verification at Qualcomm. My expertise spans SystemVerilog, UVM, functional coverage, verification automation, and AI-driven productivity tools. Throughout my career, I have developed and scaled verification environments from IP to subsystem level, delivered high-quality verification solutions for Ethernet and PTP-based systems, and driven automation initiatives that significantly improved engineering efficiency. At Qualcomm, I have led the development of AI-powered verification automation solutions, including GPU regression triage and hang-debug systems that reduced debug and triage effort by multiple folds. I also spearheaded testbench modularization initiatives, enabling independent verification development across teams and improving maintainability and scalability. Prior to Qualcomm, at Intel and Altera, I worked extensively on Ethernet MAC and PTP verification, building comprehensive UVM testbenches, developing reusable verification components, optimizing packet-processing workflows, strengthening reset-recovery robustness, and validating complex networking features with nanosecond-level timing accuracy. I am passionate about helping engineers and aspiring verification professionals master Design Verification through practical, real-world insights covering SystemVerilog, UVM, functional coverage, debugging strategies, verification architecture, and automation. I actively enjoy mentoring candidates, guiding engineers in their verification careers, conducting mock interviews, reviewing resumes, and helping professionals prepare for Design Verification roles in leading semiconductor companies. Beyond engineering, I am also a Tabla performer with All India Radio, a pursuit that has strengthened my creativity, discipline, and attention to detail, qualities that I bring to engineering every day.