I’m an ASIC Design & Verification Engineer with hands-on experience across multiple semiconductor domains on architecture-based SoC environments, and test/verification planning. I’ve worked with leading semiconductor organizations, contributing to advanced design and verification workflows that enable real silicon.