Testimonials

  • Thanks for your time sir
    Adarsh
  • I had a lovely experience having this 1:1 with Amit. He provided me valuable insights that I can use for my learning and growth.
    Abhishek Chakraborty

Services

Video meeting . 45 mins
5
999
Popular
Package . 2 products

VLSI job hunt

1:1 Mentorship - Career Guidance/Interview/Resume
Video Meeting
2
1,4991,998
Best Deal

Ratings and feedback

5/5
2 ratings
2
Testimonials

About me

I've aced interviews for most of the prominent semiconductor firms, including Microsoft, Nvidia, AMD, Qualcomm, NXP, intel, ARM and STMicroelectronics, Cadence, Synopsys and Menter Graphics (Simens). With a large network across the industry, I can help you gain insight into the semiconductor sector, cultivate the proper mindset for entering the VLSI profession, and choose the appropriate profile for you. I can also offer you some advice on how to ace the interview. Career Summary - • “Staff Engineer” at Automotive and Discrete group in ST Microelectronics Pvt. Ltd. from Apr 2018 to present. Works on SOC, subsystem and IP level verification for Automotive projects. Responsible for leading security verification of SOC. • “Senior Member of Technical Staff” at System and verification group in Cadence design Systems from July 2017 to March 2018. Responsible for AMBA AHB and AXI Verification IP support. • “Design Verification Engineer” at Corporate Research and Development Dept. and QCT Dept. in Qualcomm India Pvt. Ltd. being a part of Aricent Technologies Pvt. Ltd from Oct 2014 to June 2017. Worked on ASIC, SOC, subsystem and IP level verification for CRD and QCT projects. Area of Expertise • ASIC, SOC, Subsystem level and IP/Core level RTL verification. • Develop exhaustive verification test plan as per design specification and plan the verification strategiesand execute them. • Bus Certification. • Functional Verification. • Power aware verification. • Formal verification (Formal property checking). • Coverage (functional, code coverage) driven verification and assertion based verification. • Gate level Simulation.