Experience of 3+ years in Design Verification Developing testbenches using System Verilog and UVM Used industry standards EDA tools for VLSI Design Verification Identifying & resolving design issues Passionate about continuous improvement and innovation