Popular

DV SOC/IP Verif Priority Guidance

Priority DM
Replies in a day
Priority DM
9539

DV Guidance - Resume Building/Future Prospects.

Resume Building/Future Prospects in DV Field
Video Meeting
45 mins
Video Meeting
2,160357
Best Deal

Fresher or experienced complete guidance

Best Opportunity to kickstart or boast your career
Interview guidance for freshers/experienced ....
Video Meeting
x1
DV Guidance - Resume Building/Future Prospects.
Video Meeting
x1
DV Talk - General Doubts Session
Video Meeting
x1
Package
Package
3 products
1,041597
Popular

DV Talk - General Doubts Session

Topics can be random or pre-decided.
Video Meeting
15 mins
Video Meeting
1,500297

Interview guidance for freshers/experienced ....

Video Meeting
60 mins
Video Meeting
897387

Ratings and feedback

4/5
1 ratings
1
Testimonials
4/5
The information provided was very helpful! I look forward to booking another session soon.

About me

I am a highly skilled Design Verification Engineer with 5+ years of experience in functional verification of complex SoCs and IPs. Key Skills & Expertise - Verification Methodologies: UVM, Constrained Random Verification, Test Planning & Execution, Regression Testing, Coverage Driven Verification, Functional Coverage Analysis, Assertion-Based Verification (SVA). Tools & Technologies: Cadence Xcelium, JasperGold, IMC, vManager, SystemVerilog, Verilog, C/C++, Python, Gate Level Simulation. Protocols: SPI, I2C, AXI4, PCIe (Physical Layer), Basics of CXL.